
40 nm Device Portfolio
Arria II GX FPGA Features
Maximum R esource Count for Arria II GX FPGAs (0.9 V)
EP2AGX45
EP2AGX65
EP2AGX95
EP2AGX125
EP2AGX190
EP2AGX260
ALMs
LEs (K)
Registers 1
M9K memory blocks
MLAB memory (Kb)
Embedded memory (Kb)
18 x 18 multipliers
18,050
43
36,100
319
564
2,871
232
25,300
60
50,600
495
791
4,455
312
37,470
89
74,940
612
1,171
5,508
448
49,640
118
99,280
730
1,551
6,570
576
76,120
118
152,240
840
2,379
7,560
656
102,600
244
205,200
950
3,206
8,550
736
Global clock networks
Regional clock networks
16
48
Periphery clock networks
PLLs
50
4
50
4
59
6
59
6
84
6
84
6
Design security
Others
I/O voltage levels
supported (V)
I/O standards supported
3
Plug & Play Signal Integrity
1.2, 1.5, 1.8, 2.5, 3.0, 3.3
LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, BLVDS, Differential SSTL-18,
Differential SSTL-15, Differential SSTL-2, Differential HSTL-18, Differential HSTL-12,
Differential HSTL-15, SSTL-18 (I and II), SSTL-15 (I), SSTL-2 (I and II), 1.8 V HSTL (I and II),
1.5 V HSTL (I and II), 1.2 V HSTL (I and II)
Emulated LVDS channels, 945 Mbps
LVDS channels, 1,250 Mbps
(receive/transmit)
56
85/84
56
85/84
64
105/104
64
105/104
96
145/144
96
145/144
Embedded DPA circuitry
OCT
3
Series and differential
Transceiver count (6.375 Gbps)
8
8
12
12
16
16
PCIe hard IP block (Gen1)
Memory devices supported
1
DDR3, DDR2, DDR, QDR II
1
This is the base core logic register count. The ALM can support three registers when used in LUTREG mode, which increases total register count by an additional 50 percent.
32
Altera Product Catalog
?
2013
?
www.altera.com